OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [adventure/] - Rev 229

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
229 Code samples updated to use new VHDL config packages and new SoC (UART). ja_rd 4403d 15h /ion/trunk/src/adventure/
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.		 ja_rd 4730d 00h /ion/trunk/src/adventure/
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place		 ja_rd 4734d 10h /ion/trunk/src/adventure/
184 Updated some application makefiles to make use of common makefile ja_rd 4768d 22h /ion/trunk/src/adventure/
182 Updated makefiles for Hello and Adventure
Removed old dependencies in Adventure demo		 ja_rd 4770d 14h /ion/trunk/src/adventure/
179 'Adventure' demo updated, removed dependencies to old support code ja_rd 4771d 00h /ion/trunk/src/adventure/
177 Modified 'Adventure' demo to use new support code ja_rd 4771d 01h /ion/trunk/src/adventure/
160 BUG FIX: the cache init code was messing the BSS initialization ja_rd 4781d 09h /ion/trunk/src/adventure/
152 Added R3000 compatible support for kernel/user state:
- Implemented KU/IE plus KUp/IEp and KUo/IEo status bits
- Updated startup and test code to account for changes
- Implemented bit DID NOT TEST rfe instruction (not used in code)
- Access to CP0 in user mode triggers 'CpU' trap
- Updated software simulator

Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.		 ja_rd 4783d 11h /ion/trunk/src/adventure/
146 Added D-Cache setup code to 'adventure' bootstrap code
(redundant since common C startup code already does it but...)		 ja_rd 4786d 01h /ion/trunk/src/adventure/
143 'adventure' sample by default will log from 0xb0000000
and simulation length is now longer		 ja_rd 4787d 15h /ion/trunk/src/adventure/
142 'Adventure' bootstrap code now enables the cache
(and runs noticeably faster on DE-1 board)		 ja_rd 4787d 15h /ion/trunk/src/adventure/
107 Adventure demo bootstrap code updated:
- typo fixed
- added basic I-cache initialization code		 ja_rd 4850d 12h /ion/trunk/src/adventure/
106 SW samples updated:
- Added batch files for running the SW simulation		 ja_rd 4850d 13h /ion/trunk/src/adventure/
90 Added 'Adventure' demo to be run from the DE-1 FLASH ja_rd 4890d 10h /ion/trunk/src/adventure/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.