URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [opcodes/] - Rev 243

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
229	Code samples updated to use new VHDL config packages and new SoC (UART).	ja_rd	4399d 09h	/ion/trunk/src/opcodes/
203	Opcode test program prepared to test interrupts (by using special simulated hardware in the test bench) More changes to come, this is just the first commit of many	ja_rd	4724d 02h	/ion/trunk/src/opcodes/
197	Updated readme stuff for the code samples	ja_rd	4725d 18h	/ion/trunk/src/opcodes/
193	Major test bench reorganization: 1.- TB now uses same object code as synthesizable demo. 2.- TB now simulates full MPU system. 3.- Console logging moved to TB package. 4.- Code sample makefiles and modelsim script updated accordingly.	ja_rd	4725d 18h	/ion/trunk/src/opcodes/
189	fixed opcode test makefile: adapted to new common makefile	ja_rd	4738d 02h	/ion/trunk/src/opcodes/
168	Updated 'opcodes' simulation script to NOT use simulated mips32 instructions and trap instead (as the real CPU does)	ja_rd	4769d 23h	/ion/trunk/src/opcodes/
165	Added (very early draft, very incomplete) reserved opcode trap handler. Updated opcode tester to test some emulated mips32 opcodes using the trap handler.	ja_rd	4775d 09h	/ion/trunk/src/opcodes/
152	Added R3000 compatible support for kernel/user state: - Implemented KU/IE plus KUp/IEp and KUo/IEo status bits - Updated startup and test code to account for changes - Implemented bit DID NOT TEST rfe instruction (not used in code) - Access to CP0 in user mode triggers 'CpU' trap - Updated software simulator Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.	ja_rd	4779d 05h	/ion/trunk/src/opcodes/
150	Bug fix: added missing nop in vacant branch delay slot	ja_rd	4780d 03h	/ion/trunk/src/opcodes/
148	Added optional cache support to 'opcodes' test. Updated simulation length accordingly.	ja_rd	4781d 18h	/ion/trunk/src/opcodes/
110	Updated 'opcodes' code sample: - Longer simulated time for compatibility to new cache	ja_rd	4842d 08h	/ion/trunk/src/opcodes/
106	SW samples updated: - Added batch files for running the SW simulation	ja_rd	4846d 08h	/ion/trunk/src/opcodes/
90	Added 'Adventure' demo to be run from the DE-1 FLASH	ja_rd	4886d 04h	/ion/trunk/src/opcodes/
66	Code samples: Updated all code samples to use TB2 template and new memory map	ja_rd	4896d 18h	/ion/trunk/src/opcodes/
38	Minor changes in header comments	ja_rd	4903d 04h	/ion/trunk/src/opcodes/
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	4903d 04h	/ion/trunk/src/opcodes/
29	opcode test updated: supports CP0 cause register and traps in delay slots tests that traps abort next instruction in all cases	ja_rd	4905d 02h	/ion/trunk/src/opcodes/
25	opcode test: HO and LO registers tested along with mul/div and not separately	ja_rd	4905d 07h	/ion/trunk/src/opcodes/
24	changes in simulation test benches: Simulation length now configurable from the python script Console output logged to file, not to modelsim's window	ja_rd	4905d 07h	/ion/trunk/src/opcodes/
14	Opcode test now has mul/div tests enabled by default	ja_rd	4906d 17h	/ion/trunk/src/opcodes/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [opcodes/] - Rev 243

Filtering Options