OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [tools/] [slite/] [src/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 SW simulator: Major change in logging code.
Changes are logged now with the address of the instruction that caused them.
These changes make the HW simulation TB's life easier.
ja_rd 4893d 01h /ion/trunk/tools/slite/src/
44 slite: cleaned up memory allocation/deallocation code ja_rd 4895d 05h /ion/trunk/tools/slite/src/
32 slite: catch 1-instruction endless loops
now can run unattended; will stop at the end of main()
ja_rd 4897d 06h /ion/trunk/tools/slite/src/
31 Major refactor in slite:
supports memory map with more than 1 block
indentation made homogeneous
unused code removed
ja_rd 4897d 06h /ion/trunk/tools/slite/src/
27 SW simulator updated: now supports CP0 cause register and traps in delay slots ja_rd 4899d 04h /ion/trunk/tools/slite/src/
16 SW simulator now shows HI and LO in status ja_rd 4900d 18h /ion/trunk/tools/slite/src/
11 SW signed multiplication simulation now lets compiler do the 64-bit arithmetic ja_rd 4901d 06h /ion/trunk/tools/slite/src/
7 Traps are now simulated as per MIPS specifications:
EPC point to victim instruction (break/syscall)
ja_rd 4901d 20h /ion/trunk/tools/slite/src/
5 SW simulator now logs failed assertions instead of quitting ja_rd 4901d 22h /ion/trunk/tools/slite/src/
2 First commit (includes 'hello' demo) ja_rd 4902d 08h /ion/trunk/tools/slite/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.