OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] - Rev 237

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
237 Fixed test bench to work with latest modifications of SoC ja_rd 4221d 22h /ion/trunk/vhdl/
235 Fixed comments in cache module ja_rd 4222d 18h /ion/trunk/vhdl/
234 Added a few GPIO registers to the SoC, updated the DE-1 'top' file to drive the SD interface with the GPIO signals. ja_rd 4222d 18h /ion/trunk/vhdl/
233 Fixed top entity for De-1 demos: Bootstrap BRAM size is now taken from a constant in the obj code package. ja_rd 4241d 06h /ion/trunk/vhdl/
227 Removed modules no longer used:
code_rom_pkg replaced by new package in SoC directory.
RS232 sub-modules replaced by new UART
ja_rd 4369d 23h /ion/trunk/vhdl/
226 Updated demo and test bench to use new SoC entity. ja_rd 4369d 23h /ion/trunk/vhdl/
225 Added utility functions for the initialization of BRAM memories. ja_rd 4369d 23h /ion/trunk/vhdl/
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...
ja_rd 4370d 00h /ion/trunk/vhdl/
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4370d 00h /ion/trunk/vhdl/
218 UART bug fix: rx_rdy flag must be clear only when reading the rx buffer ja_rd 4373d 23h /ion/trunk/vhdl/
217 Removed another SoC file prematurely committed ja_rd 4380d 13h /ion/trunk/vhdl/
216 First draft of SoC removed.
I'll rename it from mips_mcu in order to keep the svn log.
ja_rd 4380d 13h /ion/trunk/vhdl/
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity
ja_rd 4380d 13h /ion/trunk/vhdl/
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4380d 22h /ion/trunk/vhdl/
212 BUG FIX: sequences of back-to-back I/O reads or writes didn't work.
The stall conditions were wrong for those cases.
Minor cleanup of the comments
ja_rd 4380d 22h /ion/trunk/vhdl/
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4380d 22h /ion/trunk/vhdl/
207 Simulation memories now modelled with shared variables and not signals.
This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude
ja_rd 4659d 18h /ion/trunk/vhdl/
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4659d 18h /ion/trunk/vhdl/
205 Fixed bug in test bench interface to CPU ja_rd 4680d 17h /ion/trunk/vhdl/
201 Minor fixes to code comments ja_rd 4694d 17h /ion/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.