OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] - Rev 84

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 Added 'trigger address' for file logging to both the
vhdl TB and the python script		 ja_rd 4891d 16h /ion/trunk/vhdl/
83 BUG FIX: LHU was not doing sign extension properly
BUG FIX: SLTIU decoding was wrong		 ja_rd 4891d 16h /ion/trunk/vhdl/
82 bug fix: SLTI wasn't working properly in some cases ja_rd 4893d 16h /ion/trunk/vhdl/
81 Added a wait state to the SRAM area for the DE-1 demo code ja_rd 4900d 10h /ion/trunk/vhdl/
80 Stub cache fixed
Now supports code refills from static 16- and 8- bit memory
Plus many mirror corrections		 ja_rd 4900d 10h /ion/trunk/vhdl/
76 Adapted pregenerated vhdl files to latest changes ja_rd 4901d 13h /ion/trunk/vhdl/
75 Added support for 8-bit-wide static memory (e.g. Flash)
Updated demo 'top' file to use the DE-1 onboard flash		 ja_rd 4901d 13h /ion/trunk/vhdl/
74 Fixed (harmless) error in simulation template 2 ja_rd 4901d 17h /ion/trunk/vhdl/
73 Fixed comment about write cycles in cache module ja_rd 4901d 17h /ion/trunk/vhdl/
72 Fixed stupid bug in SRAM write cycles (setup time violated)
Wait states implemented for SRAM wait and read cycles		 ja_rd 4901d 17h /ion/trunk/vhdl/
68 Updated pre-generated vhdl files ja_rd 4902d 05h /ion/trunk/vhdl/
64 Refactored memory decoding logic
(wait states and read-only attributes unimplemented yet)		 ja_rd 4902d 05h /ion/trunk/vhdl/
63 DE-1 demo top module:
added registers for SD interface, switches and 7-seg display		 ja_rd 4902d 06h /ion/trunk/vhdl/
62 CPU fixed:
fixed bug in EPC load logic relative to mem_wait stalls
parametrized reset and trap vector addresses		 ja_rd 4902d 06h /ion/trunk/vhdl/
60 Forgot to upload new TB package!!
Without this, simulations don't work...		 ja_rd 4902d 06h /ion/trunk/vhdl/
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file		 ja_rd 4903d 19h /ion/trunk/vhdl/
58 Cleaned up cache stub code ja_rd 4904d 06h /ion/trunk/vhdl/
57 updated precompiled demo:
single 32-bit BROM instead of 4x8-bit		 ja_rd 4904d 08h /ion/trunk/vhdl/
48 Temporary fix to memory decoding constants ja_rd 4904d 11h /ion/trunk/vhdl/
47 Pre-generated simulation test benches updated ja_rd 4904d 11h /ion/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.