OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] - Rev 251

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
251 Extracted COP0 logic to separate module within CPU.
Preliminary step for COP0 refactor.
No change in functionality.		 ja_rd 3831d 06h /ion/trunk/vhdl/tb/
241 Updated simulation and synthesis object code packages with latest build of 'hello' minidemo. ja_rd 4256d 12h /ion/trunk/vhdl/tb/
237 Fixed test bench to work with latest modifications of SoC ja_rd 4256d 16h /ion/trunk/vhdl/tb/
226 Updated demo and test bench to use new SoC entity. ja_rd 4404d 17h /ion/trunk/vhdl/tb/
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4415d 16h /ion/trunk/vhdl/tb/
207 Simulation memories now modelled with shared variables and not signals.
This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude		 ja_rd 4694d 12h /ion/trunk/vhdl/tb/
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4694d 12h /ion/trunk/vhdl/tb/
205 Fixed bug in test bench interface to CPU ja_rd 4715d 11h /ion/trunk/vhdl/tb/
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface		 ja_rd 4729d 11h /ion/trunk/vhdl/tb/
194 Removed deprecated files from old TB version ja_rd 4731d 03h /ion/trunk/vhdl/tb/
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.		 ja_rd 4731d 03h /ion/trunk/vhdl/tb/
158 removed file from TB directory which was committed by mistake ja_rd 4782d 18h /ion/trunk/vhdl/tb/
157 Bug fix in the missing coprocesor exception.
The CPU was triggering a privilege exception for the mtc0 that went into user mode.
Logging HDL updated		 ja_rd 4784d 04h /ion/trunk/vhdl/tb/
152 Added R3000 compatible support for kernel/user state:
- Implemented KU/IE plus KUp/IEp and KUo/IEo status bits
- Updated startup and test code to account for changes
- Implemented bit DID NOT TEST rfe instruction (not used in code)
- Access to CP0 in user mode triggers 'CpU' trap
- Updated software simulator

Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.		 ja_rd 4784d 13h /ion/trunk/vhdl/tb/
139 updated simulation & synthesis pre-generated entities
('hello' code sample)		 ja_rd 4789d 11h /ion/trunk/vhdl/tb/
138 updated simulation & synthesis pre-generated entities
('hello' code sample)		 ja_rd 4789d 11h /ion/trunk/vhdl/tb/
128 updated precompiled simulation testbench ja_rd 4792d 09h /ion/trunk/vhdl/tb/
126 added SDRAM verilog simulation model ja_rd 4792d 09h /ion/trunk/vhdl/tb/
119 Updated pre-generated simulation and synthesis demos ja_rd 4847d 12h /ion/trunk/vhdl/tb/
112 Updated simulation package for compatibility to new cache ja_rd 4847d 16h /ion/trunk/vhdl/tb/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.