URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] - Rev 206

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
206	Fixed SygnalSpy function calls for compatibility with older versions of Modelsim	ja_rd	4721d 23h	/ion/trunk/vhdl/tb/
205	Fixed bug in test bench interface to CPU	ja_rd	4742d 22h	/ion/trunk/vhdl/tb/
200	CPU interrupt input changed to 8-bit vector Other modules changed accordingly Interrupts still missing; this is just preparing the interface	ja_rd	4756d 22h	/ion/trunk/vhdl/tb/
194	Removed deprecated files from old TB version	ja_rd	4758d 14h	/ion/trunk/vhdl/tb/
193	Major test bench reorganization: 1.- TB now uses same object code as synthesizable demo. 2.- TB now simulates full MPU system. 3.- Console logging moved to TB package. 4.- Code sample makefiles and modelsim script updated accordingly.	ja_rd	4758d 14h	/ion/trunk/vhdl/tb/
158	removed file from TB directory which was committed by mistake	ja_rd	4810d 05h	/ion/trunk/vhdl/tb/
157	Bug fix in the missing coprocesor exception. The CPU was triggering a privilege exception for the mtc0 that went into user mode. Logging HDL updated	ja_rd	4811d 15h	/ion/trunk/vhdl/tb/
152	Added R3000 compatible support for kernel/user state: - Implemented KU/IE plus KUp/IEp and KUo/IEo status bits - Updated startup and test code to account for changes - Implemented bit DID NOT TEST rfe instruction (not used in code) - Access to CP0 in user mode triggers 'CpU' trap - Updated software simulator Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.	ja_rd	4812d 00h	/ion/trunk/vhdl/tb/
139	updated simulation & synthesis pre-generated entities ('hello' code sample)	ja_rd	4816d 22h	/ion/trunk/vhdl/tb/
138	updated simulation & synthesis pre-generated entities ('hello' code sample)	ja_rd	4816d 22h	/ion/trunk/vhdl/tb/
128	updated precompiled simulation testbench	ja_rd	4819d 20h	/ion/trunk/vhdl/tb/
126	added SDRAM verilog simulation model	ja_rd	4819d 20h	/ion/trunk/vhdl/tb/
119	Updated pre-generated simulation and synthesis demos	ja_rd	4874d 23h	/ion/trunk/vhdl/tb/
112	Updated simulation package for compatibility to new cache	ja_rd	4875d 03h	/ion/trunk/vhdl/tb/
98	CPU rd and wr data address buses unified	ja_rd	4908d 03h	/ion/trunk/vhdl/tb/
96	CPU rd and wr data address buses unified	ja_rd	4908d 03h	/ion/trunk/vhdl/tb/
94	Pregenerated demo 'hello' files updated	ja_rd	4919d 00h	/ion/trunk/vhdl/tb/
84	Added 'trigger address' for file logging to both the vhdl TB and the python script	ja_rd	4919d 00h	/ion/trunk/vhdl/tb/
76	Adapted pregenerated vhdl files to latest changes	ja_rd	4928d 21h	/ion/trunk/vhdl/tb/
74	Fixed (harmless) error in simulation template 2	ja_rd	4929d 01h	/ion/trunk/vhdl/tb/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] - Rev 206

Filtering Options