OpenCores
URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] [iso7816_3_master/] [trunk/] [sources/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 tpdu level tasks
inverse convention
acapola 4984d 09h /iso7816_3_master/trunk/sources/
12 pps sequence added to test bench
endOfTx added to TxCore
acapola 4999d 08h /iso7816_3_master/trunk/sources/
11 added BSD licence header to files acapola 4999d 12h /iso7816_3_master/trunk/sources/
10 communication direction probe added acapola 4999d 14h /iso7816_3_master/trunk/sources/
9 parity convention fixed acapola 5005d 10h /iso7816_3_master/trunk/sources/
7 - rx/tx use "cyclesPerEtu" input
- "stopBit" status bit timing fixed
- analyzer: "lastByte" and "bytesCnt" functional
acapola 5008d 08h /iso7816_3_master/trunk/sources/
5 draft of t=0 protocol analyzer (to ease debuging, and eventually as an ip itself) acapola 5010d 09h /iso7816_3_master/trunk/sources/
4 Basic test bench completed for T=0: a card send ATR, reader send a command
TODO: add cycles/ETU management (start at 372, then adjust in case of PPS...)
acapola 5011d 09h /iso7816_3_master/trunk/sources/
3 initial draft, not functional yet acapola 5018d 10h /iso7816_3_master/trunk/sources/
2 acapola 5018d 11h /iso7816_3_master/trunk/sources/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.