OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] [m1_core/] [trunk/] [hdl/] [rtl/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 Limited range of SHAMT (shift amount) to be only 5 bits ([4:0]) fafa1971 5876d 13h /m1_core/trunk/hdl/rtl/
16 Corrected some bugs found by Simone Lunardo and Paolo Piscopo. fafa1971 5920d 12h /m1_core/trunk/hdl/rtl/
15 Added default case for ALU. fafa1971 5920d 12h /m1_core/trunk/hdl/rtl/
7 It should not stay here! fafa1971 6013d 14h /m1_core/trunk/hdl/rtl/
6 Removed old CVS branches from CPU code. fafa1971 6013d 14h /m1_core/trunk/hdl/rtl/
2 First public release fafa1971 6013d 14h /m1_core/trunk/hdl/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.