OpenCores
URL https://opencores.org/ocsvn/manchesterwireless/manchesterwireless/trunk

Subversion Repositories manchesterwireless

[/] [manchesterwireless/] [branches/] [singledouble/] [singleDouble/] - Rev 9

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
9 Modified next state logic to avoid gated clock on net clock_zero_en_0000 during bitgen process. As a default case the counter enables are de-asserted. thiagu_comp 5490d 12h /manchesterwireless/branches/singledouble/singleDouble/
8 Removed old singleDouble and added .ucf kingmu 5493d 14h /manchesterwireless/branches/singledouble/singleDouble/
7 Added new singleDouble files kingmu 5493d 14h /manchesterwireless/branches/singledouble/singleDouble/
6 Branching trunk to experiment with new singleDouble module kingmu 5493d 14h /manchesterwireless/branches/singledouble/singleDouble/
4 Updated simulation files to reflect new module names kingmu 5498d 19h /manchesterwireless/trunk/singleDouble/
3 Renamed files/modules. Added documentation. kingmu 5498d 19h /manchesterwireless/trunk/singleDouble/
2 initial commit kingmu 5499d 20h /manchesterwireless/trunk/md16/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.