OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] [160b3ver/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 New directory structure. root 5587d 12h /mem_ctrl/trunk/bench/verilog/160b3ver/
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8245d 11h /mem_ctrl/trunk/bench/verilog/160b3ver/
10 Fixed the TMS register setup to be tight and correct. rudi 8333d 11h /mem_ctrl/trunk/bench/verilog/160b3ver/
4 1) Changed Directory Structure
2) Fixed several minor bugs
rudi 8368d 06h /mem_ctrl/trunk/bench/verilog/160b3ver/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.