OpenCores
URL https://opencores.org/ocsvn/minimips_superscalar/minimips_superscalar/trunk

Subversion Repositories minimips_superscalar

[/] [minimips_superscalar/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 mcafruni 1970d 11h /minimips_superscalar/
18 clock_gate.vhd: removed.
minimips.vhd: Clock2 input is wrongly connected to the clock signal (Do not ask me how that happened. I'm sorry.). The right thing is to be connected to the clock2 signal. Adjusted.
mcafruni 1970d 11h /minimips_superscalar/
17 Removing unnecessary clock-gate architecture. mcafruni 1970d 12h /minimips_superscalar/
16 FIR filter with 36 coefficients. (binary to run) mcafruni 2003d 20h /minimips_superscalar/
15 FIR filter with 36 coefficients. mcafruni 2003d 20h /minimips_superscalar/
14 Buble Sort algorithm. Four totally disorderly numbers are sorted in ascending order. Worst performance algorithm. mcafruni 2007d 15h /minimips_superscalar/
13 Buble Sort algorithm. Four totally disorderly numbers are sorted in ascending order. Worst performance algorithm. mcafruni 2007d 15h /minimips_superscalar/
12 Static Fast Fourier Transform COOLEY TUKEY algorithm to 8 samples. The signal must have zeros betwen non null samples to prevent multiplication by real and complex numbers, since the core don't have floating point. mcafruni 2007d 15h /minimips_superscalar/
11 Static Fast Fourier Transform COOLEY TUKEY algorithm to 8 samples. The signal must have zeros betwen non null samples to prevent multiplication by real and complex numbers, since the core don't have floating point. mcafruni 2007d 15h /minimips_superscalar/
10 Matrix/Vector multiplication by constant. (binary) mcafruni 2017d 13h /minimips_superscalar/
9 Matrix/Vector multiplication by constant. mcafruni 2017d 13h /minimips_superscalar/
8 mcafruni 2048d 12h /minimips_superscalar/
7 Uploading missing file 'pps_pf.vhd'. mcafruni 2048d 12h /minimips_superscalar/
6 This is the assembly gasm modified that include a multiplication instruction which operands are 16-bit wide. mcafruni 2061d 00h /minimips_superscalar/
5 6x6 Matrix multiplication (ingenuous algorithm)
msx.bin: uses 16-bit operands multiplication instruction (mult2 rd, rs, rt).
m6x.bin: uses 32-bit operands original multiplication instruction (mult rs, rt) and the move instruction (mflo rd) after.
mcafruni 2061d 09h /minimips_superscalar/
4 It needs to be tested on more useful and real benchmarks to reveal possible instruction sequences not supported by the architecture. Suggestions are welcome. mcafruni 2061d 09h /minimips_superscalar/
3 mcafruni 2061d 09h /minimips_superscalar/
2 mcafruni 2061d 09h /minimips_superscalar/
1 The project and the structure was created root 2061d 19h /minimips_superscalar/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.