URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] - Rev 125

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
125	Adjusting testbench messages. Creating tasks for firmware tests.	rfajardo	4757d 06h	/minsoc/branches/verilator/
124	Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever.	rfajardo	4757d 08h	/minsoc/branches/verilator/
123	Renaming reg final to firmware_size. Final is a keyword for Verilator.	rfajardo	4757d 13h	/minsoc/branches/verilator/
122	Renaming minsoc-configure.sh to minsoc-setup.sh.	rfajardo	4763d 03h	/minsoc/branches/verilator/
121	Asserting svn:executable properties of modelsim/*.bat scripts. Including corrected patch for advanced debug system watchpoints under utils/setup. Configure script updated to use this instead of advanced debug system patches. This will remain so until the patch is corrected. The previous line still has the correct command.	rfajardo	4763d 04h	/minsoc/branches/verilator/
120	ethmac.prj: a file was missing	rfajardo	4763d 07h	/minsoc/branches/verilator/
119	Tricking Subversion to accept bat files that are now executable.	rfajardo	4763d 07h	/minsoc/branches/verilator/
118	Configure scripts for Xilinx devices updated. All of them require to update or1200_defines.v. The non-standard part uses now the variable $BOARD to print that this board require non-standard update of files.	rfajardo	4763d 07h	/minsoc/branches/verilator/
117	spartan3e_starter_kit designs require DUALPORT from or1200_defines.v to be active instead of GENERIC.	rfajardo	4763d 08h	/minsoc/branches/verilator/
116	Configure scripts were trying to copy/patch projects files before creating them. Ordering is correct now.	rfajardo	4763d 09h	/minsoc/branches/verilator/
115	configure.sh script dir aware. minsoc-install.sh logging to script dir.	rfajardo	4763d 09h	/minsoc/branches/verilator/
114	Installation and Configuration scripts can be run out of any directory. They assume they are going to process the files and directories found in the directory they are run from.	rfajardo	4763d 10h	/minsoc/branches/verilator/
113	minsoc-install.sh & minsoc-configure.sh: -aware of location of configure.sh script configure.sh: -does not block on patch error spartan3e_starter_kit & spartan3e_starter_kit_eth: -or1200_defines.v updated prj: -src/blackboxes/or1200_top.v adjusted to or1200_rel1 -Makefile had a typo regarding altera vhdl files	rfajardo	4763d 10h	/minsoc/branches/verilator/
112	Updating installation & configuration scripts.	rfajardo	4764d 01h	/minsoc/branches/verilator/
111	minsoc-install.sh: DIR_TO_INSTALL is required before using beautify.sh	rfajardo	4764d 02h	/minsoc/branches/verilator/
110	Fixing several minor issues with the system: -minsoc-install splitted into installation and configuration -minsoc-configure.sh can be used to configure a fresh checked out system -configure script used by both minsoc-configure.sh and minsoc-install.sh to configure -rtl/verilog: svn externals fixed -or1200 rolled back to release-1.0 -prj/scripts: -Makefile has been used by simulation to differentiate project definition of vhdl and verilog files -Altera was differentiating it in script -now there are two scripts, one for vhdl and another for verilog. The differentiation occurs in Makefile as for simulation. -altera_3c25_board/configure scripts had to be updated, vprj and vhdprj file extensions used to differentiate Verilog and VHDL project files. -prj/src: or1200_top.prj downdated to definition of or1200_v1	rfajardo	4764d 02h	/minsoc/branches/verilator/
109	Creating a branche for release candidate 1.0.	rfajardo	4764d 04h	/minsoc/branches/verilator/
108	Scripts updates to correct paths when working under Windows. Now, ModelSim, Xilinx and Altera synthesis are working on Windows through batch files. Icarus Verilog and Altera synthesis are working as well. Job done!	rfajardo	4764d 07h	/minsoc/branches/verilator/
107	Adding setup batch script for Altera synthesis on Windows. prj/scripts/altprj.sh has now to check if it is run from cygwin in order to re-formulate the path to windows system. Maybe the other scripts have to be updated too. This will be checked soon.	rfajardo	4764d 10h	/minsoc/branches/verilator/
106	Installation script was checking the ENV variable before setting it.	rfajardo	4764d 13h	/minsoc/branches/verilator/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] - Rev 125

Filtering Options