OpenCores

URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [utils/] [contributions/] - Rev 109

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
109	Creating a branche for release candidate 1.0.	rfajardo	4772d 18h	/minsoc/branches/verilator/utils/contributions/
64	firmware makefiles: -every firmware makefile has now complete dependency. This also includes dependency on files under minsoc/backend (target specific files). That means, that if some target specific header changes, the support library dependent on it will be compiled. That will always happen, even if you compile the uart firmware. In other words, if you want to use uart firmware, you can always simply compile uart by issuing make all. If anything has changed, backend files, support library, drivers, it will update everything for you. -TODO: dependency can be automatic created by using make together with gcc. Use it instead of declaring all dependencies manually. Makefile system for synthesis: -the dependency for every implementation step has been checked and is working fine. -Makefile plus support files have been moved to minsoc/syn/src -make usage is still under syn through files generated by backend bashscripts Backend: -files under backend are target specific files used for the system to work -firmware compilation -system simulation -system implementation -This directory is populated by visiting one of its subdirectories and typing ./configure backend/spartan3a_dsp_kit: -working on FPGA backend/spartan3e_starter_kit: -has to be tested backend/ml509: -missing files have to be copied and adapted, configure script has to be copied and adapted backend/std: -include files necessary for firmware compilation and system configuration -it does not include files for synthesis and is not synthesizable	rfajardo	4949d 03h	/minsoc/branches/verilator/utils/contributions/
47	Firmware updated to work with gcc-4.5. It is actually working just fine and gcc-4.5 assembly code seems a lot cleaner. I noticed that by increasing the free stack space for the interrupt handler by 130 made the resulting firmware not work. I assume it is because 130 is not aligned 130%4 = 2 and the stack simply does not work then. Instead I'm freeing the previous 116 plus 128 (for 32 registers as mentioned by Jeremy) and it works.	rfajardo	4991d 23h	/minsoc/branches/verilator/utils/contributions/
46	Including an explanation of what has to be updated on gpio to port it smoothly to minsoc.	rfajardo	4992d 04h	/minsoc/branches/verilator/utils/contributions/
45	A more stable version	ConX.	4992d 19h	/minsoc/branches/verilator/utils/contributions/
44	Fixing some bugs. But it still works only in Debian/Ubuntu	ConX.	4992d 20h	/minsoc/branches/verilator/utils/contributions/
43	Making some changes to MinSOC install script	ConX.	4993d 17h	/minsoc/branches/verilator/utils/contributions/
41	Including setup scripts to install all required tools to work with minsoc and to download all required sources. Thanks for the contribution of Xanthopoulos Constantinos.	rfajardo	4997d 23h	/minsoc/branches/verilator/utils/contributions/
40	Commiting a contributions directory, which has raw contributions of users. These contributions still have to be adapted to the system in order to work well. However, some users are certainly able to work with these versions. FAQ: -added new idea to circumvent onboard DLC9 cable problem for adv_jtag_bridge INSTALL: -gives a hint on how to install the system for Windows HOWTO: -explains what a ucf file is and how to create it backend: now we have the first contribution of a ucf file for the ML509 board (thanks to Matthew Hick) Documentation: THESIS.txt explains to users, willing to tweak/understand the inner behavior of the OR1200 implementation of OpenRISC, what to read in order to get this information.	rfajardo	5003d 22h	/minsoc/branches/verilator/utils/contributions/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.