URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Hardware/] - Rev 11

Rev	Log message	Author	Age	Path
11	SoC project files updated to include divide module.	ayersg	4230d 11h	/mips32r1/trunk/Hardware/
10	Added hardware divide support. Thanks to Neil Russell for contributing the divide module.	ayersg	4230d 11h	/mips32r1/trunk/Hardware/
9	Minor code cleanup, changed default BE bit in CP0.	ayersg	4230d 12h	/mips32r1/trunk/Hardware/
8	Added information for regenerating the BRAM core for the SoC.	ayersg	4240d 06h	/mips32r1/trunk/Hardware/
7	Corrected functionality of Jal.	ayersg	4240d 06h	/mips32r1/trunk/Hardware/
6		ayersg	4254d 04h	/mips32r1/trunk/Hardware/
5	Added a howto for getting started.	ayersg	4255d 08h	/mips32r1/trunk/Hardware/
4	Added a howto for getting started.	ayersg	4255d 08h	/mips32r1/trunk/Hardware/
3	Made whitespace consistent in all Verilog files.	ayersg	4257d 11h	/mips32r1/trunk/Hardware/
2	Initial release	ayersg	4257d 22h	/mips32r1/trunk/Hardware/