OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Fixed binary to HEX when the number of digits isn't a multiple of 4. rhoads 8316d 22h /mlite/trunk/
15 Test all MIPS I opcodes. rhoads 8316d 22h /mlite/trunk/
14 Fixed big-endian mode bugs rhoads 8320d 22h /mlite/trunk/
13 Removed reg_bank configuration control rhoads 8320d 22h /mlite/trunk/
12 Better support for dual-port memories, removed old method rhoads 8320d 22h /mlite/trunk/
11 Added comment for DEBUG mode rhoads 8320d 22h /mlite/trunk/
10 Add pause_in to process dependency, fixes "lw $4,0($4)" rhoads 8320d 22h /mlite/trunk/
9 Support for generic_tpram dual-port RAM rhoads 8326d 01h /mlite/trunk/
8 Preparing to use dual-port memory for registers. rhoads 8326d 23h /mlite/trunk/
7 Made writes 4 cycles, improved mem_ctrl.vhd rhoads 8332d 06h /mlite/trunk/
6 JAL now correctly sets r31 to instruction AFTER branch delay slot. Fixed interrupts. rhoads 8336d 04h /mlite/trunk/
4 Update web page rhoads 8555d 03h /mlite/trunk/
2 MIPS-lite CPU core rhoads 8555d 04h /mlite/trunk/
1 Standard project directories initialized by cvs2svn. 8555d 04h /mlite/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.