OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Setup $gp and zero .sbss and .bss rhoads 8312d 21h /mlite/trunk/
26 Changed to gcc compiler. Strip off first 0x1000 bytes. rhoads 8314d 22h /mlite/trunk/
25 opcodes target rhoads 8314d 22h /mlite/trunk/
24 Disable interrupts upon reset. rhoads 8314d 22h /mlite/trunk/
23 Fixed div -x/y. rhoads 8314d 22h /mlite/trunk/
22 Switched to gcc compiler. rhoads 8314d 22h /mlite/trunk/
21 Moved startup to boot.asm rhoads 8314d 22h /mlite/trunk/
20 Startup code. rhoads 8314d 22h /mlite/trunk/
19 Changed simili run to 40us. rhoads 8316d 22h /mlite/trunk/
18 Fixed "divu $3,$4". "Div $3,$4" still has bug if $3*$4<0. rhoads 8316d 22h /mlite/trunk/
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8316d 22h /mlite/trunk/
16 Fixed binary to HEX when the number of digits isn't a multiple of 4. rhoads 8316d 22h /mlite/trunk/
15 Test all MIPS I opcodes. rhoads 8316d 22h /mlite/trunk/
14 Fixed big-endian mode bugs rhoads 8320d 22h /mlite/trunk/
13 Removed reg_bank configuration control rhoads 8320d 22h /mlite/trunk/
12 Better support for dual-port memories, removed old method rhoads 8320d 22h /mlite/trunk/
11 Added comment for DEBUG mode rhoads 8320d 22h /mlite/trunk/
10 Add pause_in to process dependency, fixes "lw $4,0($4)" rhoads 8320d 22h /mlite/trunk/
9 Support for generic_tpram dual-port RAM rhoads 8326d 01h /mlite/trunk/
8 Preparing to use dual-port memory for registers. rhoads 8326d 23h /mlite/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.