OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7171d 07h /mlite/trunk/vhdl/
131 Changed "GENERIC" to "DEFAULT" to be Xilinx friendly. rhoads 7171d 07h /mlite/trunk/vhdl/
129 Added reset_in to sensitivity list rhoads 7190d 07h /mlite/trunk/vhdl/
128 Reset all registers, constants now upper case. rhoads 7308d 18h /mlite/trunk/vhdl/
125 Fixed pc_source_type comment. rhoads 7327d 07h /mlite/trunk/vhdl/
124 Holger Lohn's fix for interrupts when 3-state pipeline enabled. rhoads 7327d 07h /mlite/trunk/vhdl/
123 Uncomment out the Altera portion. Xilinx users may need to re-comment out this section. rhoads 7394d 08h /mlite/trunk/vhdl/
122 Added comment to explain why c_bus isn't delayed but reg_dest is delayed. rhoads 7458d 08h /mlite/trunk/vhdl/
121 Added Matthias Gruenewald's tri-state area-optimized option rhoads 7469d 21h /mlite/trunk/vhdl/
120 Make generics "GENERIC" rhoads 7469d 21h /mlite/trunk/vhdl/
119 Opcodes from count.c rhoads 7508d 08h /mlite/trunk/vhdl/
118 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7508d 08h /mlite/trunk/vhdl/
117 Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7508d 08h /mlite/trunk/vhdl/
116 Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7508d 08h /mlite/trunk/vhdl/
115 Matthias Grunewald's changes for Xilinx FPGA dual-port RAM. rhoads 7508d 08h /mlite/trunk/vhdl/
114 Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II. rhoads 7508d 08h /mlite/trunk/vhdl/
113 Matthias Grunewald's bug fixes:
Branch and compare instructions didn't interpret immediate as signed.		 rhoads 7508d 08h /mlite/trunk/vhdl/
112 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7508d 08h /mlite/trunk/vhdl/
108 changed interrupt vector from 0x30 to 0x3c rhoads 7782d 04h /mlite/trunk/vhdl/
107 merged rising_edge(clk) statements rhoads 7782d 04h /mlite/trunk/vhdl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.