URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] - Rev 204

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
204	Added comment about delaying reg_dest	rhoads	6277d 09h	/mlite/trunk/vhdl/
203	Fixed stages comment	rhoads	6278d 12h	/mlite/trunk/vhdl/
202	Defined outputing PC as stage #0	rhoads	6278d 13h	/mlite/trunk/vhdl/
196	Explained how to remove mult.vhd and use SW multiplication and division.	rhoads	6326d 05h	/mlite/trunk/vhdl/
194	Implemented BREAK and SYSCALL opcodes	rhoads	6343d 08h	/mlite/trunk/vhdl/
186	Change memory_type to "XILINX_16X"	rhoads	6360d 02h	/mlite/trunk/vhdl/
185	Latest opcodes from count.c	rhoads	6375d 04h	/mlite/trunk/vhdl/
184	Fix comment	rhoads	6375d 04h	/mlite/trunk/vhdl/
181	Fix typo in comment	rhoads	6375d 05h	/mlite/trunk/vhdl/
180	Easily permit full UART simulation	rhoads	6375d 06h	/mlite/trunk/vhdl/
139	Major changes -- updated to Plasma Version 3	rhoads	6689d 01h	/mlite/trunk/vhdl/
132	Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly.	rhoads	7169d 00h	/mlite/trunk/vhdl/
131	Changed "GENERIC" to "DEFAULT" to be Xilinx friendly.	rhoads	7169d 00h	/mlite/trunk/vhdl/
129	Added reset_in to sensitivity list	rhoads	7188d 00h	/mlite/trunk/vhdl/
128	Reset all registers, constants now upper case.	rhoads	7306d 11h	/mlite/trunk/vhdl/
125	Fixed pc_source_type comment.	rhoads	7325d 01h	/mlite/trunk/vhdl/
124	Holger Lohn's fix for interrupts when 3-state pipeline enabled.	rhoads	7325d 01h	/mlite/trunk/vhdl/
123	Uncomment out the Altera portion. Xilinx users may need to re-comment out this section.	rhoads	7392d 01h	/mlite/trunk/vhdl/
122	Added comment to explain why c_bus isn't delayed but reg_dest is delayed.	rhoads	7456d 02h	/mlite/trunk/vhdl/
121	Added Matthias Gruenewald's tri-state area-optimized option	rhoads	7467d 14h	/mlite/trunk/vhdl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] - Rev 204

Filtering Options