OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.3/] [sim/] [src/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Tag for version 1.3 (with new ram style JonasDC 4107d 19h /mod_sim_exp/tags/Release_1.3/sim/src/
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 4239d 18h /mod_sim_exp/tags/Release_1.3/sim/src/
27 test input values for multiplier_tb JonasDC 4240d 18h /mod_sim_exp/tags/Release_1.3/sim/src/
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4255d 19h /mod_sim_exp/tags/Release_1.3/sim/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.