OpenCores
URL https://opencores.org/ocsvn/neo430/neo430/trunk

Subversion Repositories neo430

[/] [neo430/] - Rev 176

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
176 added SW interrupts to EXIRQ controller zero_gravity 1705d 12h /neo430/
175 huge update - see change log in processor's documentary (NEO430.pdf) zero_gravity 1712d 10h /neo430/
174 - minor edits zero_gravity 1721d 16h /neo430/
173 - minor edits zero_gravity 1722d 22h /neo430/
172 - bootloader bug-fix
- cpu size optimizations
- readme.md optimizations
zero_gravity 1726d 14h /neo430/
171 - minor layout edits zero_gravity 1727d 07h /neo430/
170 - newest project version - see documentary's changelog zero_gravity 1727d 07h /neo430/
169 - re-init of repository zero_gravity 1727d 08h /neo430/
168 - re-init op repository zero_gravity 1727d 08h /neo430/
167 - added instruction set cheat sheet
- TWI module now supports clock stretching
zero_gravity 1763d 07h /neo430/
166 - updated doc with implementation results for Lattice ice40 ultraplus FPGA
- removed flto compiler switch from makefiles
zero_gravity 1769d 06h /neo430/
165 - updated makefiles
- minor edits
zero_gravity 1771d 10h /neo430/
164 - fixed linking issue with math.h in makefiles - floating point types and operations are now fully supported! zero_gravity 1779d 12h /neo430/
163 re-init of project's svn - final zero_gravity 1782d 09h /neo430/
162 re-init of project svn zero_gravity 1782d 09h /neo430/
161 - minor edits and updates zero_gravity 2027d 05h /neo430/
160 - added TWI module, split USART into sPI and UART modules zero_gravity 2084d 06h /neo430/
159 - fixed error in external IRQ latency
- fixed some typos in documentary
zero_gravity 2099d 09h /neo430/
158 fixed error in memory layout graphic zero_gravity 2125d 10h /neo430/
157 - IO devices can only be written in 16-bit mode
- updated Wishbone driver
zero_gravity 2138d 10h /neo430/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.