OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information
zero_gravity 1434d 23h /neorv32/trunk/sim/
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1438d 15h /neorv32/trunk/sim/
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1439d 22h /neorv32/trunk/sim/
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1449d 17h /neorv32/trunk/sim/
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1453d 15h /neorv32/trunk/sim/
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1453d 17h /neorv32/trunk/sim/
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1454d 13h /neorv32/trunk/sim/
4 see NEORV32.pdf for changelog zero_gravity 1462d 23h /neorv32/trunk/sim/
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1464d 17h /neorv32/trunk/sim/
2 - initial commit zero_gravity 1465d 18h /neorv32/trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.