OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [example/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information
zero_gravity 1431d 08h /neorv32/trunk/sw/example/
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1435d 00h /neorv32/trunk/sw/example/
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1436d 07h /neorv32/trunk/sw/example/
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1446d 02h /neorv32/trunk/sw/example/
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1450d 00h /neorv32/trunk/sw/example/
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1450d 02h /neorv32/trunk/sw/example/
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1450d 22h /neorv32/trunk/sw/example/
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1461d 02h /neorv32/trunk/sw/example/
2 - initial commit zero_gravity 1462d 03h /neorv32/trunk/sw/example/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.