OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] [next186/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 nicer code ndumitrache 3981d 23h /next186/
17 fixed OV/CY flags for IMUL ndumitrache 3990d 05h /next186/
16 fixed OV/CY flags for IMUL ndumitrache 3990d 08h /next186/
15 doc fix ndumitrache 4003d 23h /next186/
14 generate invalid opcode exception for MOV FS and GS ndumitrache 4031d 22h /next186/
13 fix PUSHA SP pushed stack value, which should be the one before PUSHA ndumitrache 4040d 09h /next186/
12 fix IDIV when Q=0 ndumitrache 4075d 02h /next186/
11 fix RET n alignment bug
fix TRAP interrupt acknowledge
updated specs
ndumitrache 4082d 09h /next186/
10 fixed MUL/IMUL 8bit flags bug ndumitrache 4119d 01h /next186/
9 fixed DAA,DAS bug ndumitrache 4137d 03h /next186/
8 fixed DIV bug (exception on sign bit) ndumitrache 4181d 03h /next186/
7 fixed REP CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4405d 10h /next186/
6 updated CMPS/SCAS timing ndumitrache 4405d 10h /next186/
5 Fixed CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4405d 10h /next186/
4 comment fix ndumitrache 4420d 11h /next186/
3 updated comments ndumitrache 4470d 09h /next186/
2 v1.0 ndumitrache 4471d 02h /next186/
1 The project and the structure was created root 4471d 08h /next186/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.