OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] - Rev 162

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
162 Added optional generic to specify that the BRK instruction implements a WAit_for_Interrupt (WAI) instruction instead. Logically emulates INT, but without triggering a soft interrupt. Note that the NOP instruction maps to BRK, and will not function correctly if this option is set. jshamlet 4663d 14h /open8_urisc/
161 synchronize binutils/ with gnu dev tree of 2.21.53.20110828 khays 4687d 09h /open8_urisc/
160 synchronize binutils/gas with gnu dev tree of 2.21.53.20110828 khays 4687d 09h /open8_urisc/
159 synchronize binutils/gold with gnu dev tree of 2.21.53.20110828 khays 4687d 09h /open8_urisc/
158 synchronize binutils/opcodes with gnu dev tree of 2.21.53.20110828 khays 4687d 09h /open8_urisc/
157 synchronize binutils/ld with gnu dev tree of 2.21.53.20110828 khays 4687d 09h /open8_urisc/
156 Optimized for timing,
Flattened block structure to single entity.		 jshamlet 4720d 05h /open8_urisc/
155 Fixed additional interrupt logic bug,
Optimized several blocks - including ALU, stack, program counter, and data path.		 jshamlet 4721d 00h /open8_urisc/
154 Fixed problem with missing data path override in interrupt logic. Should resolve issues with processor crashing when an interrupt occurs as a STO instruction is being executed. jshamlet 4726d 02h /open8_urisc/
153 Fixed bug in interrupt logic that caused stack pointer to increment if interrupt occurred as specific instructions were being decoded,
Fixed bug in interrupt logic where instruction caching would remain enabled during an interrupt, causing improper execution depending on what instruction was in the decode stage as the interrupt is trigered.		 jshamlet 4752d 22h /open8_urisc/
152 Correct the descriptions for GMSK and SMSK instructions in the Open8 Assembly Language Reference khays 4761d 01h /open8_urisc/
151 Fixed STO instruction and interrupt logic to avoid address bus corruption issues. jshamlet 4763d 01h /open8_urisc/
150 Updated the assembly language reference to add the CLR pseudo-mnemonic khays 4763d 08h /open8_urisc/
149 added clr "Clear Accumulator" pseudo-instruction khays 4763d 11h /open8_urisc/
148 catch up with binutils trunk through date-version 20110613 khays 4764d 05h /open8_urisc/
147 GNU binutils port for Open8 - addition of all remaining files khays 4772d 23h /open8_urisc/
146 GNU binutils port for Open8 - addition of gas/testsuite/gas/tic6x files khays 4772d 23h /open8_urisc/
145 GNU binutils port for Open8 - addition of remaining ld/ files khays 4772d 23h /open8_urisc/
144 GNU binutils port for Open8 - addition of gas/testsuite/gas/z8k files khays 4772d 23h /open8_urisc/
143 GNU binutils port for Open8 - addition of gas/testsuite/gas/z80 files khays 4772d 23h /open8_urisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.