OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] - Rev 211

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
211 Ok, this time with feeling. Timer should now properly reset on interval update. jshamlet 1536d 18h /open8_urisc/trunk/VHDL/
210 Modified the timers to reset on new interval write. This avoids an issue in the original design where the timer had to reach zero before updating, potentially causing unwanted interrupts.
Also added a flag to the CPU to allow interrupts to be processed sequentially based on the state of the I bit. This one is set to false by default, as it is a significant change in interrupt behavior. Long, and reentrant, ISRs can clear the I bit prematurely to allow themselves to be interrupted.
Lastly, added the I bit to the exported flags for possible use in memory protection schemes.		 jshamlet 1536d 21h /open8_urisc/trunk/VHDL/
209 Fixed an issue in the PIT timer that caused an immediate interrupt on interval write,
Fixed an issue in the epoch timer that resulted in a spurious interrupt due to extra LSB's being set by default in the set point register,
While cleaning elsewhere, founding a spacing issue in the CPU HDL,
Added a 4k ROM and MW core.		 jshamlet 1537d 09h /open8_urisc/trunk/VHDL/
208 Removed unnecessary package references jshamlet 1537d 19h /open8_urisc/trunk/VHDL/
207 Added a simple 8-bit, fixed asynchronous serial interface with compile time settable bit-rate, parity enable, and parity mode generics. jshamlet 1538d 12h /open8_urisc/trunk/VHDL/
206 Merged interrupt logic with other clocked process. jshamlet 1542d 07h /open8_urisc/trunk/VHDL/
205 More code and comment cleanup for the new SDLC engine jshamlet 1542d 07h /open8_urisc/trunk/VHDL/
204 Fixed more incorrect comments jshamlet 1542d 07h /open8_urisc/trunk/VHDL/
203 Removed an extra delay FF from the bitclock rising edge signal for the clock slave configuration to better center the rising edge pulse on the receive signal. jshamlet 1542d 13h /open8_urisc/trunk/VHDL/
202 Fixed receiver bug that caused false flag detection,
Split the large sdlc_serial_ctrl entity into sub-entities to make debugging easier.		 jshamlet 1542d 14h /open8_urisc/trunk/VHDL/
201 Fixed comments regarding RX Checksum location jshamlet 1544d 11h /open8_urisc/trunk/VHDL/
200 Renamed dual-port buffer to match other entities. jshamlet 1544d 11h /open8_urisc/trunk/VHDL/
199 Added monitor ram for debugging and fixed issue with dual-port read path. jshamlet 1544d 12h /open8_urisc/trunk/VHDL/
198 Removed debugging memory jshamlet 1544d 20h /open8_urisc/trunk/VHDL/
197 Fixed incorrect comments jshamlet 1544d 20h /open8_urisc/trunk/VHDL/
196 Modified the update logic to allow direct writes to offset 0xFE for refreshing the clock status. This way, any write to the clock status register will immediately be undone. (Writing 0x00 to offset 0xFF is once-more ignored) jshamlet 1544d 21h /open8_urisc/trunk/VHDL/
195 Added dual-port RAM core for SDLC interface. jshamlet 1545d 15h /open8_urisc/trunk/VHDL/
194 Cleaned up licensing sections jshamlet 1545d 15h /open8_urisc/trunk/VHDL/
193 Fixed incorrect comment in o8_alu16.vhd. The value of the write to 0x1F doesn't matter, as the write itself triggers the calculation. jshamlet 1545d 16h /open8_urisc/trunk/VHDL/
192 Added SDLC packet engine jshamlet 1545d 16h /open8_urisc/trunk/VHDL/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.