OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Added the CPU test program to the Arty distribution. This works. dgisselq 2771d 15h /openarty/
40 Fixed a problem with the declaration of variables to be volatile. dgisselq 2771d 15h /openarty/
39 Fixes the OLED test so that it runs using the DMA. dgisselq 2771d 15h /openarty/
38 ZipLoad can now load programs to non-reset locations. dgisselq 2771d 15h /openarty/
37 Updated documentation and copyright. dgisselq 2771d 15h /openarty/
36 Lots of changes, see the git changelog for details. dgisselq 2778d 00h /openarty/
35 Added comments and copyright notice. dgisselq 2781d 12h /openarty/
34 These updates bring the distribution along to the point where both the GPS
clock subsecond tracking, as well as the OLEDrgb controller now work.		 dgisselq 2781d 14h /openarty/
33 Fixed the network receive CRC and MAC checking, and added ip-checking and
minimum packet length checking to the receiver.		 dgisselq 2786d 20h /openarty/
32 Brought the CPU to its first working version, to include demo. dgisselq 2787d 23h /openarty/
31 Initial network is now working. Adding CPU control files to repository. dgisselq 2788d 15h /openarty/
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.		 dgisselq 2788d 15h /openarty/
29 Here's the memory pin list, necessary for running Xilinx's Memory Interface
Generator.		 dgisselq 2816d 12h /openarty/
28 Including the updates and corrections from the wbuart32 project. dgisselq 2816d 12h /openarty/
27 Bus changes ... dgisselq 2816d 12h /openarty/
26 Adjusted the timing comments. dgisselq 2816d 12h /openarty/
25 The memory now works. However, the core speed has been lowered to 81.25MHz
to do this. The top level file is no longer fasttop.v, but toplevel.v.		 dgisselq 2824d 20h /openarty/
24 Here are the updates from the first (failed) attempt to try to integrate
the DDR3 SDRAM controller onto this board.		 dgisselq 2843d 16h /openarty/
23 Includes settings necessary for the Arty to load from flash builds, and to
reconfigure itself later.		 dgisselq 2853d 15h /openarty/
22 A useful script for programming the device, given that the current device
program includes a valid comms interface.		 dgisselq 2853d 15h /openarty/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.