OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Added the CPU test program to the Arty distribution. This works. dgisselq 2775d 09h /openarty/trunk/sw/
40 Fixed a problem with the declaration of variables to be volatile. dgisselq 2775d 09h /openarty/trunk/sw/
39 Fixes the OLED test so that it runs using the DMA. dgisselq 2775d 09h /openarty/trunk/sw/
38 ZipLoad can now load programs to non-reset locations. dgisselq 2775d 09h /openarty/trunk/sw/
37 Updated documentation and copyright. dgisselq 2775d 09h /openarty/trunk/sw/
36 Lots of changes, see the git changelog for details. dgisselq 2781d 18h /openarty/trunk/sw/
35 Added comments and copyright notice. dgisselq 2785d 06h /openarty/trunk/sw/
34 These updates bring the distribution along to the point where both the GPS
clock subsecond tracking, as well as the OLEDrgb controller now work.		 dgisselq 2785d 08h /openarty/trunk/sw/
33 Fixed the network receive CRC and MAC checking, and added ip-checking and
minimum packet length checking to the receiver.		 dgisselq 2790d 14h /openarty/trunk/sw/
32 Brought the CPU to its first working version, to include demo. dgisselq 2791d 17h /openarty/trunk/sw/
31 Initial network is now working. Adding CPU control files to repository. dgisselq 2792d 09h /openarty/trunk/sw/
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.		 dgisselq 2792d 09h /openarty/trunk/sw/
22 A useful script for programming the device, given that the current device
program includes a valid comms interface.		 dgisselq 2857d 09h /openarty/trunk/sw/
18 The device can now program and configure itself, allowing bootstrap possibilities.
`		 dgisselq 2857d 09h /openarty/trunk/sw/
16 This returns the scope to its original configuration, where the decode()
function is not allowed to have any side effects.		 dgisselq 2859d 09h /openarty/trunk/sw/
14 All changes made as a part of getting the flash driver up and running. Today,
it successfully programmed a configuration into the Arty via wbprogram, so ...
that's been my last/best test.		 dgisselq 2859d 10h /openarty/trunk/sw/
6 Minor updates, mostly to support the development of the DDR3 SDRAM--such
as creating addresses for the debugging scope used to figure out what's
going on with it.		 dgisselq 2860d 13h /openarty/trunk/sw/
4 Initial host software pack. dgisselq 2875d 16h /openarty/trunk/sw/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.