OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 218

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
218 Update Tools Changelog olivier.girard 3031d 08h /openmsp430/
217 Update openmsp430-gdb-proxy tool to fix Get Register procedure when using the TI GDB (thanks to Simon Fröhlich for this one). olivier.girard 3031d 08h /openmsp430/
216 Add new donate picture. olivier.girard 3031d 08h /openmsp430/
215 Update ChangeLog olivier.girard 3173d 09h /openmsp430/
214 Fix multiwindow environment issue & close window with 'X'. Thanks to Fabian Mauroner for this one olivier.girard 3173d 09h /openmsp430/
213 Update ChangeLogs olivier.girard 3289d 18h /openmsp430/
212 Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains. olivier.girard 3289d 18h /openmsp430/
211 Add custom printf function to reduce program memory footprint (the TI/RH GCC version is huge). Note that this function was created by DJ Delorie ( http://www.delorie.com/ ) olivier.girard 3289d 18h /openmsp430/
210 Add support for both MSPGCC and TI/RH-GCC toolchains. Add detection of debug ports for OS-X. olivier.girard 3289d 19h /openmsp430/
209 Update ChangeLogs olivier.girard 3317d 08h /openmsp430/
208 Update tools to run with latest CPU core version. olivier.girard 3317d 08h /openmsp430/
207 Simulation now works seamlessly under Linux, OS-X and Windows (Cygwin) olivier.girard 3317d 08h /openmsp430/
206 Update ChangeLog olivier.girard 3414d 08h /openmsp430/
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).
olivier.girard 3414d 08h /openmsp430/
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3421d 09h /openmsp430/
203 Update ChangeLog olivier.girard 3428d 08h /openmsp430/
202 Add DMA interface support + LINT cleanup olivier.girard 3428d 08h /openmsp430/
201 Update ChangeLog olivier.girard 3589d 07h /openmsp430/
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3589d 07h /openmsp430/
199 Update ChangeLog olivier.girard 3695d 10h /openmsp430/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.