URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 35

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
35	Update documentation to reflect the latest Verilog changes.	olivier.girard	5319d 13h	/openmsp430/
34	To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix.	olivier.girard	5319d 14h	/openmsp430/
33	In order to avoid confusion, the following changes have been implemented to the Verilog code: - renamed the "rom_" ports and defines to "pmem_" (program memory). - renamed the "ram_" ports and defines to "dmem_" (data memory). In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.	olivier.girard	5319d 15h	/openmsp430/
32	Minor update to the HTML documentation + add some SVN ignore properties to the Altera FPGA project simulation directory.	olivier.girard	5321d 11h	/openmsp430/
31	Update documentation (new Altera FPGA project + diverse minor updates)	olivier.girard	5321d 12h	/openmsp430/
30	Add Altera Cyclone II FPGA project example (thanks to Vadim Akimov contribution).	olivier.girard	5321d 12h	/openmsp430/
29	Add Altera Cyclone II FPGA project example.	olivier.girard	5321d 13h	/openmsp430/
28	renamed "diligent_s3board" directory to "xilinx_diligent_s3board"	olivier.girard	5329d 20h	/openmsp430/
27	renamed "diligent_s3board" directory to "xilinx_diligent_s3board"	olivier.girard	5329d 20h	/openmsp430/
26	Xilinx implementation example: - update the project directory structure. - make a local copy of the openMSP430 core to make the project self contained.	olivier.girard	5329d 21h	/openmsp430/
25	FPGA Setup: Created some BAT files for WINDOWS users.	olivier.girard	5419d 18h	/openmsp430/
24	FPGA Setup: Created some BAT files for WINDOWS users.	olivier.girard	5419d 18h	/openmsp430/
23	Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file. In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).	olivier.girard	5440d 17h	/openmsp430/
22	Updated some links in the HTML documentation.	olivier.girard	5453d 14h	/openmsp430/
21	added discussion group info	olivier.girard	5465d 15h	/openmsp430/
20	added some SVN ignore patterns. small update to html documentation	olivier.girard	5466d 11h	/openmsp430/
19	added SVN property for keywords	olivier.girard	5466d 11h	/openmsp430/
18	Updated headers with SVN info	olivier.girard	5466d 11h	/openmsp430/
17	Updated header with SVN info	olivier.girard	5466d 12h	/openmsp430/
16	Updated header with SVN info	olivier.girard	5466d 12h	/openmsp430/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 35

Filtering Options