OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 Temporar documentation removal because of broken SVN update. olivier.girard 5275d 17h /openmsp430/
44 Update documentation with the "Integration and Connectivity" section. olivier.girard 5275d 18h /openmsp430/
43 Re-add documentation (earlier pdf was broken). olivier.girard 5299d 17h /openmsp430/
42 olivier.girard 5299d 17h /openmsp430/
41 Update bitstream & SVN ignore patterns. olivier.girard 5299d 17h /openmsp430/
40 Minor updates. olivier.girard 5299d 17h /openmsp430/
39 Update FPGA projects with new openMSP430 core. olivier.girard 5299d 17h /openmsp430/
38 Remove old core version. olivier.girard 5299d 18h /openmsp430/
37 olivier.girard 5299d 18h /openmsp430/
36 Remove old core version. olivier.girard 5299d 19h /openmsp430/
35 Update documentation to reflect the latest Verilog changes. olivier.girard 5299d 19h /openmsp430/
34 To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. olivier.girard 5299d 20h /openmsp430/
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5299d 21h /openmsp430/
32 Minor update to the HTML documentation + add some SVN ignore properties to the Altera FPGA project simulation directory. olivier.girard 5301d 17h /openmsp430/
31 Update documentation (new Altera FPGA project + diverse minor updates) olivier.girard 5301d 17h /openmsp430/
30 Add Altera Cyclone II FPGA project example (thanks to Vadim Akimov contribution). olivier.girard 5301d 18h /openmsp430/
29 Add Altera Cyclone II FPGA project example. olivier.girard 5301d 19h /openmsp430/
28 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5310d 02h /openmsp430/
27 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5310d 02h /openmsp430/
26 Xilinx implementation example:
- update the project directory structure.
- make a local copy of the openMSP430 core to make the project self contained.		 olivier.girard 5310d 03h /openmsp430/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.