OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 105

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions.
These were not problematic but this is simply cleaner that way.		 olivier.girard 4841d 01h /openmsp430/trunk/
104 Update all FPGA example projects with the latest RTL version. olivier.girard 4845d 02h /openmsp430/trunk/
103 Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL.		 olivier.girard 4846d 08h /openmsp430/trunk/
102 Fixed bug reported by Mihai ( http://opencores.org/bug,view,1955 ).
The following PUSH instructions are now working as expected:

- indexed mode: PUSH x(R1)
- indirect register mode: PUSH @R1
- indirect autoincrement: PUSH @R1+		 olivier.girard 4847d 00h /openmsp430/trunk/
101 Cosmetic change in order to prevent an X propagation whenever executing a byte instruction with an uninitialized memory location as source. olivier.girard 4847d 02h /openmsp430/trunk/
100 Update HTML documentation with Actel's FPGA implementation example (file & directory description section). olivier.girard 4850d 01h /openmsp430/trunk/
99 Small fix for CVER simulator support. olivier.girard 4851d 02h /openmsp430/trunk/
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.		 olivier.girard 4851d 02h /openmsp430/trunk/
97 Update Tools' Windows executables with EraseROM command fix. olivier.girard 4852d 02h /openmsp430/trunk/
96 Fixed EraseROM command in the TCL library of the Software development tools. olivier.girard 4852d 02h /openmsp430/trunk/
95 Update some test patterns for the additional simulator supports. olivier.girard 4855d 02h /openmsp430/trunk/
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim		 olivier.girard 4855d 02h /openmsp430/trunk/
93 Update Tools' Windows executables. olivier.girard 4859d 01h /openmsp430/trunk/
92 Fixed bug where the openmsp430-minidebug application shows data memory size instead of program memory size and program memory size instead of data memory size.
Thanks to "dir" for reporting the bug :-)		 olivier.girard 4859d 02h /openmsp430/trunk/
91 Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.		 olivier.girard 4859d 03h /openmsp430/trunk/
90 Update windows executables for the tools. olivier.girard 4874d 08h /openmsp430/trunk/
89 Update the loader tool to support Intel-HEX format. olivier.girard 4874d 08h /openmsp430/trunk/
88 Update windows executables for the tools. olivier.girard 4874d 08h /openmsp430/trunk/
87 Minor update of gdbproxy to allow sourcing some custom tcl scripts.
Major update of the minidebugger (complete re-work of the GUI).		 olivier.girard 4874d 09h /openmsp430/trunk/
86 Update serial debug interface test patterns to make them work with all program memory configurations. olivier.girard 4881d 23h /openmsp430/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.