OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 50

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 Re-add html documentation. olivier.girard 5261d 21h /openmsp430/trunk/
49 Temporar documentation removal because of broken SVN update. olivier.girard 5261d 21h /openmsp430/trunk/
48 Re-add html documentation. olivier.girard 5261d 21h /openmsp430/trunk/
47 Temporar documentation removal because of broken SVN update. olivier.girard 5261d 21h /openmsp430/trunk/
46 Re-add html documentation. olivier.girard 5261d 21h /openmsp430/trunk/
45 Temporar documentation removal because of broken SVN update. olivier.girard 5261d 21h /openmsp430/trunk/
44 Update documentation with the "Integration and Connectivity" section. olivier.girard 5261d 22h /openmsp430/trunk/
43 Re-add documentation (earlier pdf was broken). olivier.girard 5285d 21h /openmsp430/trunk/
42 olivier.girard 5285d 21h /openmsp430/trunk/
41 Update bitstream & SVN ignore patterns. olivier.girard 5285d 21h /openmsp430/trunk/
40 Minor updates. olivier.girard 5285d 21h /openmsp430/trunk/
39 Update FPGA projects with new openMSP430 core. olivier.girard 5285d 21h /openmsp430/trunk/
38 Remove old core version. olivier.girard 5285d 22h /openmsp430/trunk/
37 olivier.girard 5285d 22h /openmsp430/trunk/
36 Remove old core version. olivier.girard 5285d 23h /openmsp430/trunk/
35 Update documentation to reflect the latest Verilog changes. olivier.girard 5285d 23h /openmsp430/trunk/
34 To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. olivier.girard 5286d 00h /openmsp430/trunk/
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5286d 01h /openmsp430/trunk/
32 Minor update to the HTML documentation + add some SVN ignore properties to the Altera FPGA project simulation directory. olivier.girard 5287d 21h /openmsp430/trunk/
31 Update documentation (new Altera FPGA project + diverse minor updates) olivier.girard 5287d 22h /openmsp430/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.