OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] [verilog/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 Expand configurability options of the program and data memory sizes. olivier.girard 5059d 22h /openmsp430/trunk/core/bench/verilog/
67 Added 16x16 Hardware Multiplier. olivier.girard 5207d 05h /openmsp430/trunk/core/bench/verilog/
65 Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1. olivier.girard 5217d 19h /openmsp430/trunk/core/bench/verilog/
54 Update FPGA projects with the combinatorial loop fixed. olivier.girard 5245d 22h /openmsp430/trunk/core/bench/verilog/
34 To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. olivier.girard 5274d 22h /openmsp430/trunk/core/bench/verilog/
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5274d 23h /openmsp430/trunk/core/bench/verilog/
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5396d 00h /openmsp430/trunk/core/bench/verilog/
17 Updated header with SVN info olivier.girard 5421d 20h /openmsp430/trunk/core/bench/verilog/
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5456d 19h /openmsp430/trunk/core/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.