OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 Update the debug hardware breakpoint verification patterns to reflect the latest design updates. olivier.girard 5238d 17h /openmsp430/trunk/core/sim/
55 Add a "sandbox" test pattern to play around with the simulation :-P olivier.girard 5243d 19h /openmsp430/trunk/core/sim/
54 Update FPGA projects with the combinatorial loop fixed. olivier.girard 5243d 22h /openmsp430/trunk/core/sim/
37 olivier.girard 5272d 20h /openmsp430/trunk/core/sim/
34 To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. olivier.girard 5272d 21h /openmsp430/trunk/core/sim/
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5272d 22h /openmsp430/trunk/core/sim/
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5394d 00h /openmsp430/trunk/core/sim/
19 added SVN property for keywords olivier.girard 5419d 19h /openmsp430/trunk/core/sim/
18 Updated headers with SVN info olivier.girard 5419d 19h /openmsp430/trunk/core/sim/
17 Updated header with SVN info olivier.girard 5419d 19h /openmsp430/trunk/core/sim/
6 Some more SVN ignore properties... olivier.girard 5441d 21h /openmsp430/trunk/core/sim/
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5454d 19h /openmsp430/trunk/core/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.