URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] - Rev 33

Rev	Log message	Author	Age	Path
33	In order to avoid confusion, the following changes have been implemented to the Verilog code: - renamed the "rom_" ports and defines to "pmem_" (program memory). - renamed the "ram_" ports and defines to "dmem_" (data memory). In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.	olivier.girard	5282d 18h	/openmsp430/trunk/core/sim/rtl_sim/
23	Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file. In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).	olivier.girard	5403d 20h	/openmsp430/trunk/core/sim/rtl_sim/
19	added SVN property for keywords	olivier.girard	5429d 15h	/openmsp430/trunk/core/sim/rtl_sim/
18	Updated headers with SVN info	olivier.girard	5429d 15h	/openmsp430/trunk/core/sim/rtl_sim/
17	Updated header with SVN info	olivier.girard	5429d 16h	/openmsp430/trunk/core/sim/rtl_sim/
6	Some more SVN ignore properties...	olivier.girard	5451d 17h	/openmsp430/trunk/core/sim/rtl_sim/
2	Upload complete openMSP430 project to the SVN repository	olivier.girard	5464d 15h	/openmsp430/trunk/core/sim/rtl_sim/