URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	Update all FPGA example projects with the latest RTL version.	olivier.girard	4887d 02h	/openmsp430/trunk/fpga/
100	Update HTML documentation with Actel's FPGA implementation example (file & directory description section).	olivier.girard	4892d 00h	/openmsp430/trunk/fpga/
98	Added support for VCS verilog simulator. VPD and TRN waveforms can now be generated.	olivier.girard	4893d 01h	/openmsp430/trunk/fpga/
96	Fixed EraseROM command in the TCL library of the Software development tools.	olivier.girard	4894d 01h	/openmsp430/trunk/fpga/
94	Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators: - Icarus Verilog - Cver - Verilog-XL - NCVerilog - Modelsim	olivier.girard	4897d 01h	/openmsp430/trunk/fpga/
91	Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface. This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.	olivier.girard	4901d 02h	/openmsp430/trunk/fpga/
86	Update serial debug interface test patterns to make them work with all program memory configurations.	olivier.girard	4923d 23h	/openmsp430/trunk/fpga/
85	Diverse RTL cosmetic updates.	olivier.girard	4924d 00h	/openmsp430/trunk/fpga/
84	Update SRAM model in the core testbench to prevent the IEEE warning when running simulations. Update watchdog to fix NMI synchronisation problem. Add synchronizers for the PUC signal in the debug interface.	olivier.girard	4929d 02h	/openmsp430/trunk/fpga/
83	Add Oscilloscope screenshot + link to the original game.	olivier.girard	4975d 02h	/openmsp430/trunk/fpga/
82	Update Actel example project: - synthesis scripts. - Spacewar demo program. - SVN ignore patterns for diverse directories	olivier.girard	4975d 02h	/openmsp430/trunk/fpga/
81	Initial synthesis, P&R setup for the Actel example project.	olivier.girard	4978d 00h	/openmsp430/trunk/fpga/
80	Create initial version of the Actel FPGA implementation example.	olivier.girard	4978d 08h	/openmsp430/trunk/fpga/
79	Update the GPIO peripheral to fix a potential synchronization issue.	olivier.girard	4990d 02h	/openmsp430/trunk/fpga/
74	Update serial debug interface to support memories with a size which is not a power of 2. Update the software tools accordingly.	olivier.girard	5077d 02h	/openmsp430/trunk/fpga/
73	Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh". This will prevent compatibility problems in systems where bash isn't the default shell.	olivier.girard	5102d 02h	/openmsp430/trunk/fpga/
72	Expand configurability options of the program and data memory sizes.	olivier.girard	5104d 03h	/openmsp430/trunk/fpga/
71	Update the FPGA example projects with the newer openMSP430 core including the hardware multiplier.	olivier.girard	5251d 01h	/openmsp430/trunk/fpga/
61	Update openMSP430 rtl.	olivier.girard	5282d 23h	/openmsp430/trunk/fpga/
59	Update the FPGA projects with the latest core design updates.	olivier.girard	5284d 22h	/openmsp430/trunk/fpga/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] - Rev 104

Filtering Options