OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [bench/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4883d 16h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/
108 Add serial debug interface tasks to the Actel fpga simulation environment. olivier.girard 4939d 14h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/
107 Update Actel and Alter FPGA examples with the latest openMSP430 core RTL version. olivier.girard 4939d 14h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/
104 Update all FPGA example projects with the latest RTL version. olivier.girard 4958d 17h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.		 olivier.girard 4964d 17h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim		 olivier.girard 4968d 16h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/
80 Create initial version of the Actel FPGA implementation example. olivier.girard 5049d 23h /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.