URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [sim/] - Rev 107

Rev	Log message	Author	Age	Path
107	Update Actel and Alter FPGA examples with the latest openMSP430 core RTL version.	olivier.girard	4841d 04h	/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/
105	Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions. These were not problematic but this is simply cleaner that way.	olivier.girard	4856d 06h	/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/
98	Added support for VCS verilog simulator. VPD and TRN waveforms can now be generated.	olivier.girard	4866d 07h	/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/
94	Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators: - Icarus Verilog - Cver - Verilog-XL - NCVerilog - Modelsim	olivier.girard	4870d 07h	/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/
82	Update Actel example project: - synthesis scripts. - Spacewar demo program. - SVN ignore patterns for diverse directories	olivier.girard	4948d 07h	/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/
80	Create initial version of the Actel FPGA implementation example.	olivier.girard	4951d 14h	/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/