OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [sim/] [rtl_sim/] [bin/] - Rev 136

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
136 Update all FPGA projects with the latest core version. olivier.girard 4492d 07h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.		 olivier.girard 4880d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim		 olivier.girard 4884d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.		 olivier.girard 5089d 09h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
72 Expand configurability options of the program and data memory sizes. olivier.girard 5091d 10h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
37 olivier.girard 5306d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
28 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5316d 16h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
26 Xilinx implementation example:
- update the project directory structure.
- make a local copy of the openMSP430 core to make the project self contained.		 olivier.girard 5316d 16h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5427d 12h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
16 Updated header with SVN info olivier.girard 5453d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5488d 07h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/bin/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.