OpenCores

URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [sim/] [rtl_sim/] [run/] - Rev 212

Filtering Options

Rev	Log message	Author	Age	Path
212	Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains.	olivier.girard	3141d 12h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
153	Update XFLOW scripts to bring more automation. Several bitstreams are now checked in for direct use.	olivier.girard	4324d 01h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
138	Update simulation scripts to support Cygwin out of the box for Windows users.	olivier.girard	4444d 12h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
136	Update all FPGA projects with the latest core version.	olivier.girard	4476d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
54	Update FPGA projects with the combinatorial loop fixed.	olivier.girard	5261d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
40	Minor updates.	olivier.girard	5290d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
39	Update FPGA projects with new openMSP430 core.	olivier.girard	5290d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
37		olivier.girard	5290d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
28	renamed "diligent_s3board" directory to "xilinx_diligent_s3board"	olivier.girard	5300d 11h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
20	added some SVN ignore patterns. small update to html documentation	olivier.girard	5437d 01h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/
2	Upload complete openMSP430 project to the SVN repository	olivier.girard	5472d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/sim/rtl_sim/run/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.