OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [synthesis/] [xilinx/] - Rev 111

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4776d 02h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
109 Update Xilinx FPGA example with the latest openMSP430 core RTL version. olivier.girard 4830d 11h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.		 olivier.girard 5066d 03h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
71 Update the FPGA example projects with the newer openMSP430 core including the hardware multiplier. olivier.girard 5215d 02h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
37 olivier.girard 5283d 01h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
28 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5293d 10h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
26 Xilinx implementation example:
- update the project directory structure.
- make a local copy of the openMSP430 core to make the project self contained.		 olivier.girard 5293d 10h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
25 FPGA Setup: Created some BAT files for WINDOWS users. olivier.girard 5383d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
24 FPGA Setup: Created some BAT files for WINDOWS users. olivier.girard 5383d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5404d 06h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
16 Updated header with SVN info olivier.girard 5430d 01h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
5 Added some ignore pattern properties... olivier.girard 5452d 03h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5465d 01h /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.