URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 115

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
115	Added support for l.fl1 and tests for l.ff1 and l.fl1	jeremybennett	5104d 21h	/openrisc/
114	l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR.	jeremybennett	5104d 22h	/openrisc/
113	Updates to exception handling for l.add and l.div	jeremybennett	5105d 21h	/openrisc/
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5105d 21h	/openrisc/
111	Changed conditionals for Verilator to "verilator" instead of "VERILATOR".	jeremybennett	5106d 01h	/openrisc/
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5106d 22h	/openrisc/
109	or_debug_proxy does signals with signals, just ignores signals	julius	5107d 06h	/openrisc/
108	Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu.	jeremybennett	5108d 20h	/openrisc/
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5108d 21h	/openrisc/
106	Removing old tests, pending addition of new ones.	jeremybennett	5108d 21h	/openrisc/
105	Tagging the 0.4.0rc1 candidate release of Or1ksim	jeremybennett	5112d 05h	/openrisc/
104	Candidate release 0.4.0rc4	jeremybennett	5112d 05h	/openrisc/
103	Updated to clarify lf.madd.d and lf.madd.s opcodes.	jeremybennett	5113d 01h	/openrisc/
102	added linux-2.6.34 and uClibc-0.9.31 patch file	marcus.erlandsson	5119d 08h	/openrisc/
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5120d 23h	/openrisc/
100	Single precision FPU stuff for or1ksim	julius	5121d 01h	/openrisc/
99	Bug in test evaluation for library fixed.	jeremybennett	5125d 23h	/openrisc/
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5127d 00h	/openrisc/
97	Updates to test the new JTAG library interface (not yet complete).	jeremybennett	5141d 06h	/openrisc/
96	Various changes which had not been picked up in earlier commits.	jeremybennett	5142d 07h	/openrisc/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] - Rev 115

Filtering Options