OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 374

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
374 ORPSoCv2 adding some files forgotten from last checkin julius 5162d 19h /openrisc/
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 5162d 19h /openrisc/
372 Toolchain install script uClibc variable update julius 5162d 22h /openrisc/
371 Toolchain install script binutils commented out fix julius 5162d 22h /openrisc/
370 Toolchain install script uclibc url fix julius 5162d 22h /openrisc/
369 Toolchain build script binutils path fix julius 5162d 23h /openrisc/
368 Toolchain script: adding sim url path julius 5162d 23h /openrisc/
367 Fixup 1.0 release script julius 5162d 23h /openrisc/
366 Version 1.0 toolchain script commit julius 5163d 00h /openrisc/
365 Linux-2.6.34 patch update with updated USB ohs900 host julius 5165d 18h /openrisc/
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.		 julius 5174d 17h /openrisc/
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5175d 03h /openrisc/
362 ORPSoCv2 verilator building working again. Board build fixes to follow julius 5176d 12h /openrisc/
361 OPRSoCv2 - adding things left out in last check-in julius 5176d 16h /openrisc/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5176d 17h /openrisc/
359 Removing duplicate OR1200 spec from docs/ path, original in or1200/doc should be used instead, also moving Japanese OR1200 spec to or1200/doc julius 5176d 23h /openrisc/
358 OR1200's reset now configurable as active high or active low. Thanks to patch
from OpenCores contributor Kuoping.

Updated OR1200 in ORPSoCv2 and OR1200 project.		 julius 5177d 01h /openrisc/
357 Tidied up commenting. jeremybennett 5177d 03h /openrisc/
356 Added new simple MAC test to ORPSoC test suite:
* orpsocv2/sw/or1200asm/or1200asm-mac.S: Added

Fixed MAC pipeline issue in OR1200
* or1200/rtl/verilog/or1200_mult_mac.v: Made mac_op valid only once per insn.
* orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v: ""

* orpsocv2/sw/dhry/dhry.c: Changed final output to be same as ORPmon version
* orpsocv2/sim/bin/Makefile: Added new MAC test to default tests		 julius 5177d 11h /openrisc/
355 Adding CoreMark to ORPmon, updated Dhrystone test output julius 5177d 18h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.