OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 438

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
438 Fix to newlib header and library locations. jeremybennett 4936d 22h /openrisc/
437 Or1ksim - ethernet peripheral update, working much better. julius 4939d 12h /openrisc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4940d 12h /openrisc/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 4940d 13h /openrisc/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4943d 19h /openrisc/
433 New single program interrupt test programs. jeremybennett 4944d 21h /openrisc/
432 Updates to handle interrupts correctly. jeremybennett 4944d 22h /openrisc/
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 4946d 21h /openrisc/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4947d 18h /openrisc/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4947d 22h /openrisc/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4950d 18h /openrisc/
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 4952d 02h /openrisc/
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 4953d 12h /openrisc/
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 4953d 13h /openrisc/
424 C++ library, needed for C++ compiler. jeremybennett 4954d 00h /openrisc/
423 Minor typo fixed. jeremybennett 4954d 03h /openrisc/
422 Separates out --force actions, so only build dirs corresponding to targets being built are blown away. jeremybennett 4954d 03h /openrisc/
421 Fixing some typos in bld-all.sh's --help printout and changed all
"cd .." lines to "cd -".		 julius 4957d 00h /openrisc/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4958d 23h /openrisc/
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.		 julius 4959d 01h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.