OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 455

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4916d 15h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4918d 16h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4919d 03h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4919d 11h /openrisc/
451 More tidying up. jeremybennett 4923d 07h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4923d 11h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4925d 08h /openrisc/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4925d 18h /openrisc/
447 Updates to register order. jeremybennett 4926d 12h /openrisc/
446 gdb-7.2 gdbserver updates. julius 4927d 06h /openrisc/
445 gdbserver update to use kernel port ptrace register definitions. julius 4928d 03h /openrisc/
444 Changes to ABI handling of varargs. jeremybennett 4928d 12h /openrisc/
443 Work in progress on more efficient Ethernet. jeremybennett 4928d 15h /openrisc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4929d 06h /openrisc/
441 Changes for gdbserver. jeremybennett 4929d 12h /openrisc/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4930d 07h /openrisc/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4932d 11h /openrisc/
438 Fix to newlib header and library locations. jeremybennett 4935d 12h /openrisc/
437 Or1ksim - ethernet peripheral update, working much better. julius 4938d 02h /openrisc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4939d 02h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.