OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 465

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
465 ORPSoC SPI flash load Makefile and README updates. julius 4896d 19h /openrisc/
464 More ORPmon updates. julius 4896d 20h /openrisc/
463 ORPmon update julius 4896d 23h /openrisc/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4897d 04h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 4899d 00h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4899d 01h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4899d 07h /openrisc/
458 or1ksim testsuite updates julius 4900d 05h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4908d 19h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4908d 21h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4912d 23h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4915d 01h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4915d 11h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4915d 20h /openrisc/
451 More tidying up. jeremybennett 4919d 16h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4919d 19h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4921d 16h /openrisc/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4922d 02h /openrisc/
447 Updates to register order. jeremybennett 4922d 20h /openrisc/
446 gdb-7.2 gdbserver updates. julius 4923d 14h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.