OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 473

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4894d 16h /openrisc/
472 Various changes which improve the quality of the tracing. jeremybennett 4894d 17h /openrisc/
471 Adding ucos-ii port. julius 4896d 20h /openrisc/
470 ORPSoC OR1200 crt0 updates. julius 4897d 15h /openrisc/
469 newlib update - added zeroing of r0 to crt0.S julius 4898d 16h /openrisc/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 4898d 17h /openrisc/
467 ORPmon - bug fixes and clean up. julius 4899d 14h /openrisc/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4899d 20h /openrisc/
465 ORPSoC SPI flash load Makefile and README updates. julius 4900d 10h /openrisc/
464 More ORPmon updates. julius 4900d 11h /openrisc/
463 ORPmon update julius 4900d 14h /openrisc/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4900d 19h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 4902d 14h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4902d 15h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4902d 22h /openrisc/
458 or1ksim testsuite updates julius 4903d 20h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4912d 10h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4912d 11h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4916d 13h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4918d 15h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.