OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 477

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.
julius 4890d 15h /openrisc/
476 ORPSoC updates. Added 16kB cache options to OR1200, now as default on reference design. Cleaned up simulation Makefile more. julius 4891d 08h /openrisc/
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4891d 11h /openrisc/
474 uC/OS-II port linker flags updated. julius 4891d 17h /openrisc/
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4892d 11h /openrisc/
472 Various changes which improve the quality of the tracing. jeremybennett 4892d 12h /openrisc/
471 Adding ucos-ii port. julius 4894d 15h /openrisc/
470 ORPSoC OR1200 crt0 updates. julius 4895d 11h /openrisc/
469 newlib update - added zeroing of r0 to crt0.S julius 4896d 12h /openrisc/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4896d 12h /openrisc/
467 ORPmon - bug fixes and clean up. julius 4897d 09h /openrisc/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README
julius 4897d 15h /openrisc/
465 ORPSoC SPI flash load Makefile and README updates. julius 4898d 05h /openrisc/
464 More ORPmon updates. julius 4898d 06h /openrisc/
463 ORPmon update julius 4898d 09h /openrisc/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.
julius 4898d 14h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 4900d 09h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4900d 11h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4900d 17h /openrisc/
458 or1ksim testsuite updates julius 4901d 15h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.