OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 499

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4835d 08h /openrisc/
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 4836d 21h /openrisc/
497 or_debug_proxy updates julius 4837d 17h /openrisc/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4837d 19h /openrisc/
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4837d 19h /openrisc/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4848d 12h /openrisc/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4850d 21h /openrisc/
492 ORPSoC VPI interface for modelsim and documentation update julius 4851d 19h /openrisc/
491 ORPSoC or1200_monitor update. julius 4852d 06h /openrisc/
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4856d 11h /openrisc/
489 ORPSoC sw cleanup. Remove warnings. julius 4861d 18h /openrisc/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4861d 19h /openrisc/
487 ORPSoC main software makefile update julius 4864d 16h /openrisc/
486 ORPSoC updates, mainly software, i2c driver julius 4864d 16h /openrisc/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4868d 21h /openrisc/
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4869d 19h /openrisc/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4871d 21h /openrisc/
482 Don't hardcode tool versions in help text olof 4873d 09h /openrisc/
481 OR1200 Update. RTL and spec. julius 4885d 04h /openrisc/
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 4886d 01h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.